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Computer-Aided Design and Optimization of
High-Efficiency LLC Series Resonant Converter
Ruiyang Yu, Godwin Kwun Yuan Ho, Bryan Man Hay Pong, Senior Member, IEEE,
Bingo Wing-Kuen Ling, Senior Member, IEEE, and James Lam, Senior Member, IEEE
Abstract—High conversion efficiency is desired in switch mode
power supply converters. Computer-aided design optimization is
emerging as a promising way to design power converters. In this
work a systematic optimization procedure is proposed to optimize
LLC series resonant converter full load efficiency. A mode solver
technique is proposed to handle LLC converter steady-state solu-
tions. The mode solver utilizes numerical nonlinear programming
techniques to solve LLC-state equations and determine operation
mode. Loss models are provided to calculate total component losses
using the current and voltage information derived from the mode
solver. The calculated efficiency serves as the objective function to
optimize the converter efficiency. A prototype 300-W 400-V to 12-
V LLC converter is built using the optimization results. Details of
design variables, boundaries, equality/inequality constraints, and
loss distributions are given. An experimental full-load efficiency
of 97.07% is achieved compared to a calculated 97.4% efficiency.
The proposed optimization procedure is an effective way to design
high-efficiency LLC converters.
Index Terms—Computer-aided design, efficiency, LLC resonant
converter, optimization, power converter.
NOMENCLATURE
a, b, c Curve fitting factor.
aDF , bDF Curve fitting factor.
Ae Effective cross-sectional area of transformer.
Ae Lr Effective cross-sectional area of resonant
inductor.
bxl Lower bound vector of design variables.
bxu Upper bound vector of design variables.
Bm XF Peak-to-peak swing of transformer flux
density.
ΔBm XF Amplitude of transformer flux density swing.
ΔBm Lr Amplitude of resonant inductor flux density
swing.
Cr Value of resonant capacitor.
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dAWG Diameter of AWG wire in transformer
primary winding.
dLr AWG Diameter of AWG wire in resonant inductor
winding.
DF Dissipation factor.
Eoﬀ Turn-off energy consumed by primary
MOSFET.
f Frequency.
fr Resonant frequency (LrCr ).
fs Switching frequency.
F Normalized frequency.
FR Ratio of AC–DC resistance.
FR pri Transformer primary side FR.
FR sec Transformer secondary side FR.
FRn Lr Resonant inductor FRn.
hfoil Thickness of foils in transformer secondary
winding.
iLr Resonant inductor current.
Ibase Base current for normalization.
In pri nth harmonic component of primary RMS
current.
In sec nth harmonic component of secondary RMS
current.
ILr MAX Maximum resonant inductor current.
Ioﬀ Turn-off current of primary MOSFET.
Irip in Input ripple current.
Irip out Output ripple current.
IRMS pri Primary side RMS current.
IRMS sec Secondary side RMS current.
jLr Normalized resonant inductor current.
jLm Normalized magnetizing current.
jout Normalized output current.
jrec Normalized secondary rectified current.
k Steinmetz coefficient.
k1 Ratio of two resonant frequencies.
koﬀ Ratio of turn-off energy and turn-off voltage.
Lr Resonant inductor value.
Lm Nagnetizing inductor value.
m1 ,m2 Normalized input/output voltage.
mc Normalized resonant capacitor voltage.
mLr Normalized resonant inductor voltage.
mm Normalized transformer voltage.
mm2 Normalized transformer voltage (mode
indicator).
M Normalized conversion ratio.
n Order of harmonic frequency.
nC in Number of input capacitor parallelled.
0885-8993/$26.00 © 2011 IEEE
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nC out Number of output capacitor parallelled.
nlayer Number of layers in transformer primary
winding.
nLr Number of turns in resonant inductor.
nLr layer Number of layers in resonant inductor.
nsample Number of samples in each switching cycle.
np Number of transformer primary turns.
ns Number of transformer secondary turns.
p Number of layers in magnetic component
winding.
Pcd pri Conduction loss of primary MOSFET.
Pcd SR Conduction loss of synchronous rectifier.
Pcu XF pri Copper loss of transformer primary side.
Pcu XF sec Copper loss of transformer secondary side.
Pcu Lr Copper loss of resonant inductor.
Pcore XF Core loss of transformer.
Pcore Lr Core loss of resonant inductor.
PCr Loss of resonant capacitor.
PC in Loss of input capacitor.
PC out Loss of output capacitor.
Pg SR Gate-drive loss of synchronous rectifier.
Pg pri Gate-drive loss of primary MOSFET.
Ploss Sum of all losses.
Pout Output power.
Psw pri Loss of primary MOSFET.
Psw SR Switching-loss of synchronous rectifier.
Qg pri Gate-drive charge of power MOSFET.
Qg SR Gate-drive charge of secondary SR.
Qoss SR Output capacitance charge of secondary SR.
rL Normalized value of output load.
RCr ESR of resonant capacitor.
Rds pri On-state resistance of primary MOSFET.
Rds SR On-state resistance of synchronous rectifier.
RL Value of output load.
RLr DC resistance of resonant inductor.
RXF pri Transformer DC resistance of the primary
side.
RXF sec Transformer DC resistance of the secondary
side.
t Time.
vc Voltage of resonant capacitor.
vLm Voltage of magnetizing inductor.
V1 Input voltage of LLC equivalent circuit.
V2 Output voltage of LLC equivalent circuit.
Vbase Base voltage in normalization.
Vg pri Gate-drive voltage of primary MOSFET.
Vg SR Gate-drive voltage of synchronous rectifier.
Ve Lr Volume of inductor core.
Ve XF Volume of transformer core.
Vin Input voltage.
Vout Output voltage.
x Vector of design variables.
Zbase Base impedance.
α, β Normalized angles.
αcore , βcore Steinmetz coefficients.
γ Normalized half period of switching cycle.
θ Normalized angle (time based).
λ Ratio of Lr/Lm .
δ(n) Skin depth of nth harmonic frequency.
ρcu Electrical resistivity of copper.
μ0 Vacuum permeability.
Ω Optimization constraint set.
ω0 Resonant frequency (LrCr ).
ω1 Resonant frequency (Lr + LM Cr ).
I. INTRODUCTION
ENERGY efficiency is a hot topic that has drawn the atten-tion of researchers and engineers for decades. Numerous
research works have focused on improving power converter effi-
ciency. Computer-aided design optimization is one of the meth-
ods used to achieve high-energy conversion efficiency, and it has
been applied widely in conventional PWM converter design.
Early research work [1] utilized the sequential unconstrained
minimization technique (SUMT) or the augmented Lagrangian
(ALAG) penalty function technique to optimize the converter
mass. A practical converter optimization approach was devel-
oped in [2] for industrial applications, which utilized the nonlin-
ear optimization program to optimize converter design. Design
optimization of interleaved converter for automobile applica-
tions was investigated in [3]. A Monte Carlo searching method
was applied to handle a large number of design variables. Fuel
cell system mass was minimized in [4] under a certain dura-
tion constraint. The Pareto-front of power converter multiobject
optimization was investigated by [5]. The Pareto-front of con-
verter volume and efficiency were obtained, which means no
further efficiency improvement can be achieved under certain
constraints, such as converter volume or mass. Converter vol-
ume and efficiency were included in the weighted objective
function to determine the degree of optimized efficiency or vol-
ume. The Pareto-front curve of power density versus efficiency
showed that the optimized efficiency was limited by a certain
volume constraint. A similar optimization approach was applied
to phase-shift PWM converter design in [6] to achieve 99% ef-
ficiency.
LLC series resonant converter is emerging to meet the
high-efficiency requirements of offline converter and it is be-
coming increasingly popular in industrial applications. It has
zero-voltage switching (ZVS) at primary side and zero-current
switching (ZCS) at secondary side. Design methodology of 1-
MHz 1-kW LLC converter was investigated in [7]. Details of
design procedure were presented in a digital control LLC con-
verter [8]. The LLC converter efficiency can be further im-
proved by using synchronous rectifiers [9]–[11]. Actually, it is
more sensible to design and optimize the LLC converter and
synchronous rectifiers as an entire system. Adaptive control
methodology was proposed to improve the performance of LLC
converter [12]. The application of LLC converter in photovoltaic
(PV) system was developed in [13]. The advantage of high effi-
ciency from light load to full load shows performance improve-
ments of the entire PV system. Design procedures for wide range
LLC converter and dead-time of LLC converter were presented
in [14], [15], respectively.
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Fig. 1. Half-bridge LLC series resonant DC/DC converter.
So far, there is minimal work on the optimization of LLC
converter. The optimization of LLC converter is more difficult
than conventional PWM converters. This is because of the fol-
lowing reasons: First, there are multiple modes of operations;
each mode has different resonant characteristics. Second, the
nonlinear behavior of LLC converter does not have closed-form
solutions.
One of the conventional methods used to predict LLC op-
eration behavior is the fundamental harmonic approximation
method [16]. However, this method only considers the fun-
damental frequency harmonic and produces errors when the
switching frequency is not at resonant frequency. An improved
LLC model was proposed in [17] to present more accurate wave-
forms. The key equations were solved by numerical method,
but this LLC model still assumed that the resonant current is
sinusoidal. The steady-state solutions based on state-variable
equation were developed in [18]. This method can accurately
predict LLC resonant behaviors. However, the nonlinear equa-
tions do not have closed-form solutions. With the development
of numerical computational techniques, the present research
work utilizes nonlinear programming techniques to solve LLC
converter steady-state equations. A mode solver is proposed to
accurately predict LLC resonant behaviors. Such mode solver
is a numerical procedure that considers LLC resonances at dif-
ferent modes. Hence, the proposed mode solver is suitable for
handling LLC design variables.
Loss models are presented to predict converter losses that
serve as the objective function to optimize LLC efficiency. A
prototype 400 V to 12 V/25 A LLC converter is built to verify
optimization results. The measured efficiency of optimized LLC
converter is 97.07% at full load.
II. LLC CONVERTER MODELS
A. LLC Mode Solver
A mode solver is proposed to compute the multiple-mode
steady-state operation of the LLC converter. The half-bridge
LLC converter topology is shown in Fig. 1. There are two res-
onant inductors and a resonant capacitor in the resonant tank.
Hence, the name LLC represents these three resonant elements.
Power MOSFETs are applied as the half-bridge switches, which
are operated in complementary manner with nearly 50% duty.
Output voltage is regulated by variable frequency control. A
dead-time is applied during the transition of switching to achieve
zero voltage switching and to avoid cross conduction from high-
side to low-side switches.
The proposed LLC mode solver serves as a function block in
the main optimization procedure. The input variables of the LLC
steady-state solver are the values of resonant parameters, such
as Lr , Cr , and Lm and the excitations, such as the switching
frequency, load, and input/output voltage. The state equations
are solved numerically and the output of this function block are
vectors containing particular waveform information of current
and voltage. The LLC converter has several modes of opera-
tion. These modes include the continuous conduction mode be-
low or above resonance, discontinuous conduction mode below
or above resonance, and cut-off mode. Continuous conduction
mode is defined as a state in which the secondary diode con-
ducts throughout the switching cycle. Discontinuous conduction
mode is defined as the state in which secondary diode has cer-
tain periods not conducting. The mode solver presented can
tackle different modes, which are determined by the nonlinear
relationship of the switching frequency, load, and input/output
voltage. The detailed procedures of the LLC mode solver are in
Fig. 2.
B. Normalization
The solver procedures start with normalization, as shown in
Fig. 2 (a1) and (a2). The resonant characteristics of the tank
circuit are normalized for the sake of uniformity. We use ω0 and
ω1 to denote the two resonant frequencies
ω0 =
1√
LrCr
= 2πfr , ω1 =
1
√
(Lr + Lm )Cr
. (1)
The operation angle θ is given by
θ = ω0t. (2)
Denote F the ratio of two frequencies
F =
fs
fr
. (3)
A half period of switching cycle γ is defined by
γ =
ω0
2fs
=
π
F
. (4)
The conversion ratio M is defined as
M =
V2
V1
. (5)
We define some normalized parameters in the following :
Vbase = V2 =
np
ns
Vout ,m2 =
V2
Vbase
= 1 (6)
m1 =
1
M
(7)
Zbase =
√
Lr
Cr
(8)
Ibase =
Vbase
Zbase
(9)
where Vbase is defined as the V2 so that m2 is normalized
to unity, and m1 is the normalized input voltage. The base
impedance Zbase and base current Ibase are given by (8) and (9),
respectively.
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Fig. 2. Flow chart of LLC mode solver.
The normalized voltage on resonant capacitor mc(θ) and
normalized current through resonant inductor jLr (θ) are,
respectively, given by
mc(θ) =
vc( θω0 )
Vbase
(10)
jLr (θ) =
iLr ( θω0 )
Ibase
. (11)
Similar expressions are applied to mm (θ), mm2(θ), mLr (θ)
jLm (θ) and jout .
The ratio of two resonant inductance λ and the ratio of two
resonant frequencies k1 are, respectively, given by
λ =
Lr
Lm
=
mLr (θ)
mm (θ)
(12)
k1 =
ω1
ω0
. (13)
The normalized output load resistance rL is defined as
rL =
n2pRL
n2sZbase
. (14)
C. Operation Below Resonant Frequency
1) Discontinuous Conduction Mode Below Resonance: If
F < 1, the LLC is assumed to operate in discontinuous con-
duction mode below resonance (DCMB) first, as shown in
Fig. 2 (a1). DCMB is one of the popular designed operation
modes. In DCMB mode, the LLC converter voltage conversion
ratio M is larger than unity (M > 1). Typical waveforms in
DCMB mode are shown in Fig. 3(b). The equivalent circuit of
DCMB mode in θ ∈ [0, α) is shown in Fig. 4(b). The dead-time
transition is ignored for simplified analyses. The state equations
are given by (15)
θ ∈ [0, α)
⎧
⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
mc(θ) = [mc(0)− 1M + 1] cos(θ) + jLr (0) sin(θ)
+ 1M − 1 (15a)
mm (θ) = 1 (15b)
jLr (θ) = [−mc(0) + 1M − 1] sin(θ)
+jLr (0) cos(θ) (15c)
jLm (θ) = jLm (0) + λθ. (15d)
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Fig. 3. LLC operation modes.
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Fig. 4. Equivalent circuits of LLC converter.
The equivalent circuit in θ ∈ [α, γ) is shown in Fig. 4(c). The
state equations are given by (16)
θ ∈ [α, γ)
⎧
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
mc(θ) = [mc(α)− 1M ] cos[k1(θ − α)]
+ jL r (α)k1 sin[k1(θ − α)] + 1M (16a)
mm (θ) = {[−mc(α) + 1M ] cos[k1(θ − α)]
− jL r (α)k1 sin[k1(θ − α)]}/(1 + λ) (16b)
jLr (θ) = [−mc(α) + 1M ]k1 sin[k1(θ − α)]
+jLr (α) cos[k1(θ − α)] (16c)
jLm (θ) = jLr (θ). (16d)
The average output current jout is given by
jout =
1
γ
∫ γ
0
|jLr (θ)− jLm (θ)|dθ
=
1
γ
∫ α
0
[jLr (θ)− jLm (θ)]dθ
=
1
γ
{[
−mc(0) + 1
M
− 1
]
(1− cosα)
+ jLr (0) sinα− jLr (0)α− 12λα
2
}
. (17)
The steady-state solution in DCMB [jLr (0),mc(0), α,M ] can
be solved by
⎧
⎪⎨
⎪⎩
mc(0) + mc(γ) = 0 (18a)
jLr (0) + jLr (γ) = 0 (18b)
jLr (α)− jLm (α) = 0 (18c)
joutrL − 1 = 0. (18d)
These four equations become the basis of the solver, and
which adequately describe the waveforms of the resonant oper-
ation. The initial condition mc(0) is equal to−mc(γ), as shown
in Fig. 3(b), given by (18a). The same reasoning can be applied to
jLr (0) and−jLr (γ) in (18b). The diode stops conducting at an-
gle α, where the resonant current equals to the magnetizing cur-
rent. Hence, (18c) is formulated that jLr (α) = jLm (α). Finally,
the unity output voltage is equal to joutrL , given by (18d). These
four equations have four unknowns [jLr (0),mc(0), α,M ]. Two
unknowns are the normalized boundary value of resonant induc-
tor current jLr (0) and resonant capacitor voltage mc(0). The
third unknown is the normalized time α that the secondary diode
stops conducting. The fourth unknown is the conversion ratio
M . Since these unknowns do not have the analytical closed-
form solution, the equations are solved by MATLAB function
fsolve(x), which is a numerical-based search function.
After solving the above four equations, the following proce-
dures are carried out to validate the assumption of DCMB. At
the time when jLr (θ) = jLm (θ) (the moment θ = 0 or interval
θ ∈ [α, γ] in DCMB), the voltage on Lm determines whether
the diodes start to conduct or not. A mode indicator mm2(θ) is
defined as the normalized voltage on Lm , based on the equiv-
alent circuit Fig. 4 (c), when θ = 0 or θ ∈ [α, γ]. According to
Kirchhoff’s Voltage Law, we obtain
mLr (θ) + mm2(θ) + mc(θ) = m1 . (19)
The solution of mm2(θ) can be derived by inserting (7) and (12)
into (19). To simplify the analyses, we only consider the instants
0 and γ
mm2(θ) =
−mc(θ) + 1M
1 + λ |θ=0,γ
. (20)
(θ = 0): If |mm2(0) ≥ 1| (the output voltage is normalized
to 1), the secondary diode conducts and clamps the mm (0) to 1
(DCMB true).
Otherwise, if |mm2(0)| < 1, the secondary diode is OFF and
it is no longer DCMB (DCMB false) but in another mode,
discontinuous conduction mode above and below resonance
(DCMAB), as shown in Fig. 2 (c1) and Fig. 3(c). Since the
LLC converter is assumed operating at DCMB at this moment,
DCMAB should be considered later.
(θ = γ): At the end of DCMB first half cycle γ, if |mm2(γ)| ≤
1, diode is OFF (DCMB true). Otherwise, if |mm2(γ)| > 1, the
assumption of DCMB is violated (DCMB false).
Summaries are listed as below:
Flow chart Fig. 2 (b1) shows, if |mm2(0)| ≥ 1 and
|mm2(γ)| ≤ 1, the assumption of DCMB is true.
If |mm2(0)| < 1 and |mm2(γ)| < 1, the assumption of
DCMB is false then LLC converter is assumed to operate at
DCMAB, as shown in Fig. 2 (c1).
If |mm2(0)| > 1 and |mm2(γ)| > 1, the assumption of
DCMB is false and then LLC converter is assumed to oper-
ate at DCMB2, as shown in Fig. 2 (d1).
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2) Discontinuous Conduction Mode Above or Below Reso-
nance: Flow chart Fig. 2 (c1) shows that the converter may op-
erate at DCMAB. Procedures to solve DCMAB are presented
later. The secondary diodes do not conduct in θ ∈ [0, α) or
[β, γ) when the LLC converter operates at DCMAB, as shown
in Fig. 3(c). The equivalent circuit in DCMAB mode θ ∈ [0, α)
and [β, γ) is the circuit (c) of Fig. 4. The equivalent circuit in
θ ∈ [α, β) is the circuit (a) of Fig. 4. Five equations are formu-
lated to solve DCMAB given by
⎧
⎪⎪⎪⎨
⎪⎪⎪⎩
mc(0) + mc(γ) = 0 (21a)
jLr (0) + jLr (γ) = 0 (21b)
jLr (α)− jLm (α) = 0 (21c)
jLr (β)− jLm (β) = 0 (21d)
joutrL − 1 = 0. (21e)
Similar to the procedure in DCMB equivalent circuit, the
mode indicator mm2(0) and mm2(γ) can be calculated by (20).
The assumption of DCMAB is true when |mm2(0)| < 1 and
|mm2(γ)| < 1, as shown in Fig. 2 (e1).
3) Other Modes Below Resonant Frequency: Two other
modes below the resonant frequency are discontinuous con-
duction mode below resonance “2” (DCMB2) and continuous
conduction mode below resonance (CCMB). Typical operation
waveforms of the two modes are shown in Fig. 3(e) and (f).
Although these two modes are not widely designed in the LLC
converter, their operations are still included in the solver for the
sake of completeness. The blocks (d1), (f1), (g1), and (h1), in
the flow chart in Fig. 2, states the procedures to solve DCMB2
and CCMB.
D. Operation Above Resonant Frequency
1) Continuous Conduction Mode Above Resonance
(CCMA): If the F > 1, the LLC is assumed to operate in con-
tinuous conduction mode above resonance (CCMA), as shown
in Fig. 2 (a2). CCMA is a popular mode in LLC converter oper-
ation. In this mode, the LLC converter voltage conversion ratio
is less than unity (M < 1). Typical waveforms in CCMA mode
are shown in Fig. 3(a). The equivalent circuit in CCMA mode
in θ ∈ [0, α) is the circuit (b) of Fig. 4. The state equations are
given by
θ ∈ [0, α)
⎧
⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
mc(θ) = [mc(0)− 1M − 1] cos(θ) + jLr (0) sin(θ)
+ 1M + 1 (22a)
mm (θ) = −1 (22b)
jLr (θ) = [−mc(0) + 1M + 1] sin(θ)
+jLr (0) cos(θ) (22c)
jLm (θ) = jLm (0)− λθ. (22d)
The equivalent circuit in θ ∈ [α, γ) is the circuit (a) in Fig. 4.
The state equations are presented as follows:
θ ∈ [α, γ)
⎧
⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
mc(θ) = [mc(α)− 1M + 1] cos(θ − α)
+jLr (α) sin(θ − α) + 1M − 1 (23a)
mm (θ) = 1 (23b)
jLr (θ) = [−mc(α) + 1M − 1] sin(θ − α)
+jLr (α) cos(θ − α) (23c)
jLm (θ) = jLm (α) + λθ. (23d)
The normalized average output current is given by
jout =
1
γ
∫ γ
0
|jLr (θ)− jLm (θ)|dθ
=
1
γ
∫ α
0
[jLm (θ)− jLr (θ)]dθ
+
1
γ
∫ γ
α
[jLr (θ)− jLm (θ)]dθ
=
1
γ
{
αjLm (0)− 12λα
2 −
[
−mc(0) + 1
M
+ 1
]
× (1− cosα)− jLr (0) sinα +
[
−mc(α) + 1
M
− 1
]
× [1− cos(γ − α)] + jLr (α) sin(γ − α)
− jLm (α)(γ − α)− 12λ(γ − α)
2
}
. (24)
Four equations are formulated to solve CCMA given by
⎧
⎪⎨
⎪⎩
mc(0) + mc(γ) = 0 (25a)
jLr (0) + jLr (γ) = 0 (25b)
jLr (α)− jLm (α) = 0 (25c)
joutrL − 1 = 0. (25d)
Similar validation procedures are carried out. The mm2(0),
mm2(α) and mm2(γ) can be calculated by (20).
If |mm2(0)| ≥ 1 and |mm2(γ)| ≥ 1, and |mm2(α)| ≥ 1, the
assumption of CCMA is true, as shown in flow chart Fig. 2 (b2).
Otherwise the assumption of CCMA is false [Fig. 2 (c2)].
The assumption of operating mode changes to discontinuous
conduction modes above resonance (DCMA) in this case, as
shown in Fig. 2 (d2).
2) Other Modes above Resonance: DCMA and DCMAB are
two modes operating above resonant frequency. Typical opera-
tion waveforms are shown in Fig. 3(c) and (d). The blocks (d2),
(f2), and (g2), in the flow chart in Fig. 2, state the procedures to
solve DCMA and DCMAB equations.
Table I is presented to summarize the LLC converter operation
modes, angles, and their equivalent circuits. Table II reveals the
key characteristics used for validating the operation modes.
III. LOSS MODELS
The current waveforms of LLC converter are determined by
the operation mode and calculated by the proposed mode solver.
Current harmonics are calculated to predict losses. A numerical
method is used to sample a switching cycle with nsample points.
The current harmonics are calculated by fast Fourier transform,
as shown in Fig. 5.
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TABLE I
OPERATION MODES OF LLC CONVERTER
TABLE II
VALIDATIONS OF LLC OPERATION MODES
Fig. 5. Transformer current waveform and harmonic components.
Fig. 6. PSPICE-simulated primary MOSFET turn-off loss.
A. Primary MOSFET
The most promising feature of the LLC converter is zero
voltage switching turn-on and small turn-off current for primary
side MOSFETs. A simple and effective MOSFET switching
loss model is proposed for the prediction of turn-off switching
loss at different turn-off currents, as shown in Fig. 6(a). This
proposed model utilizes a curve-fitting method to record SPICE
simulation results of turn-off switching lossEoﬀ (Ioﬀ ). The input
voltage is fixed at 330, 365, and 400 V in SPICE simulation,
as shown in Fig. 6(a). Eoﬀ is nearly linearly increasing with
Vin from 330 to 400 V at a certain turn-off current level, as
shown in Fig. 6(b). The parameter koﬀ is defined as the ratio
of Eoﬀ increasing value from 330 to 400 V divided by the
voltage increasing value 70 V. The actual energy dissipated
during switching is Eoﬀ (Ioﬀ , Vin)
Eoﬀ (Ioﬀ ) = aebIo f f + c (26)
koﬀ (Ioﬀ ) =
Eoﬀ (Ioﬀ , 400 V)− Eoﬀ (Ioﬀ , 330 V)
400 V − 330 V
(27)
Eoﬀ (Ioﬀ , Vin) = Eoﬀ (Ioﬀ , 330 V)
+ koﬀ (Ioﬀ )(Vin − 330). (28)
It should be noted that during turn-off, there are two currents
flowing through the MOSFET and the total energy value is
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Eoﬀ (Ioﬀ , Vin ). One current is to charge the output capacitance
of MOSFET toVin with the energyEoﬀ (0, Vin ), the other current
produces energy dissipation (cannot be recovered) in the MOS-
FET channel with the energy Eoﬀ (Ioﬀ , Vin )− Eoﬀ (0, Vin ).
During the dead-time, the energy stored in the output capac-
itance of MOSFET Eoﬀ (0, Vin ) is recovered to the input capac-
itor (the drain source voltage of MOSFET drops from Vin to 0,
soft switching achieved).
The switching loss and conduction loss of the high side and
the low side primary MOSFETs (assuming the same type of
MOSFETs at the high side and the low side) are denoted as
Psw pri(Ioﬀ , Vin) and Pcd pri , respectively. The gate driving
loss of primary MOSFETs is denoted as Pg pri
Psw pri(Ioﬀ , Vin) = 2fs [Eoﬀ (Ioﬀ , Vin )− Eoﬀ (0, Vin )]
(29)
Pcd pri = I2RMS priRds pri (30)
Pg pri = Qg priVg prifs. (31)
B. Isolation Transformer
Transformer design of LLC converter is an important task
toward achieving high efficiency. Here, sandwich winding is
implemented in order to reduce the AC resistance of the trans-
former. A center tap configuration is applied at secondary with
copper foils for high current low voltage applications. Magne-
tizing inductance is integrated in the isolation transformer with
a certain air gap. A typical transformer structure is shown in
Fig. 7. The primary and secondary DC resistance RXF pri and
RXF sec can be directly calculated by the winding geometry.
The skin depth of the nth harmonics frequency is given by
δ(n) =
√
2ρcu
2πnfsμ0
. (32)
The AC-to-DC resistance ratio FR at nth harmonic frequency
is calculated by Dowell’s equation [20], [21], given by
FR (n, p,X) = X
e2X − e−2X + 2 sin(2X)
e2X + e−2X − 2 cos(2X)
+ 2X
p2 − 1
3
eX − e−X − 2 sin(X)
eX + e−X + 2 cos(X)
. (33)
We have: FR pri(n) = FR (n, p,X) is for primary round con-
ductors with p = nlayer , X =
√
πdAW G
2δ(n) [21].
FR sec(n) = FR (n, p,X) is for secondary foils with p = ns2
and X = h f o i lδ(n) .
The AC copper loss at each harmonic frequency is calculated
by summing the losses from DC to 32nd harmonics. The primary
side and secondary copper losses of the transformer are given
by
Pcu XF pri = RXF pri
32∑
n=0
FR pri(n)I2n pri (34)
Fig. 7. Winding structure of transformer.
Pcu XF sec = RXF sec
32∑
n=0
FR sec(n)I2n sec (35)
where In pri and In sec denote the nth order harmonic current
at the primary side and the secondary side of the transformer.
Flux swing of the half-bridge LLC converter is bidirectional.
The peak-to-peak flux density is given by
Bm XF =
∫ t s
2
0 |vLm (t)|dt
npAe XF
. (36)
The empirical Steinmetz equation [19] is applied to calculate
the core loss of the transformer, given by
Pcore XF = Ve XF kfα c o r es ΔB
βc o r e
m XF (37)
where ΔBm XF = 12 Bm XF is the flux swing, and k, αcore ,
and βcore are the Steinmetz coefficients provided by the manu-
facturer [22].
C. Resonant Inductor
A separate resonant inductor is applied in the LLC converter.
The separate inductor is used because it simplifies the resonance
design process. Integrated transformer may lead to totally dif-
ferent loss models, designs, and optimization procedures.
The losses in the resonant inductor are copper loss and core
loss. The DC resistance of resonant inductor is calculated ac-
cording to its geometry. Dowell’s equation (33) is also applied to
calculate AC resistance. FR Lr (n) = FR (n, p,X) is for reso-
nant inductor, with p = nLr layer , X =
√
πdL r AW G
2δ(n) . The copper
loss of resonant inductor is given by
Pcu Lr = RLr
32∑
n=0
FR Lr (n)I2n pri. (38)
Core loss of resonant inductor is given by
Pcore Lr = Ve Lrkfα c o r es ΔB
βc o r e
m Lr (39)
where ΔBm Lr = Lr IL r m a xnL r Ae L r is the flux swing of resonant
inductor.
3252 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 27, NO. 7, JULY 2012
Fig. 8. Current-driven synchronous rectifiers driver.
D. Synchronous Rectifier
Synchronous rectification (SR) is implemented at the sec-
ondary side to achieve high efficiency at the low-voltage high-
current output condition. The current driven synchronous recti-
fier driving scheme [23], [24] is implemented. The SR driver is
shown in Fig. 8. We assume that the SR works under a timing
scheme that current does not flow through synchronous rectifier
body diode. The major losses for the synchronous rectifier are
the conduction loss, turn-off switching loss, and the gate-drive
loss. Turn-off switching loss is the energy stored in the stray in-
ductance and being dissipated by the circuit [25]. The simplified
model for the turn-off loss and the gate-driving loss of SR are
denoted as Psw SR and Pg SR, , respectively. The conduction
loss of SRs is denoted as Pcd SR
Psw SR =
nsVinQoss SRfs
2np
(40)
Pg SR = Qg SRVg SRfs (41)
Pcd SR = I2RMS secRds SR . (42)
E. Capacitors
1) Resonant Capacitor: The resonant capacitor in series
with the power path carries high RMS current and high voltage.
A low-loss capacitor is used to achieve high efficiency and low
temperature. A metalized polypropylene capacitor is selected
because of its low dissipation factor and low cost. Typically, the
dissipation factor (or loss angle tan δ) of polypropylene capac-
itor increases with the increasing of frequency up to 10 MHz.
Same as before, the curve-fitting method is applied to record the
dissipation factor of the resonant capacitor Fig. 9
DF = aD F f + bD F (43)
RCr =
DF
2πfCr
(44)
PCr = I2RMS priRCr (45)
Fig. 9. Dissipation factor of resonant capacitor.
where DF is the dissipation factor with fitting parameter
aDF = 0.03642 and bDF = 2.611. The equivalent series re-
sistance (ESR) of the resonant capacitor RCr is calculated ac-
cording to the dissipation factor and the capacitance, given by
(44), and the loss of resonant capacitor PCr is given by (45).
2) Input/output capacitors: Attention should be paid to the
output capacitor selection. The output ripple current of LLC con-
verter is higher than that of PWM converters (such as forward,
half-bridge, and Cuk converter). The actual ripple currents are
calculated by summing frequency harmonic components (DC
component excluded) from fundamental frequency to 32nd fre-
quency, given by
I2rip in =
32∑
n=1
I2n pri (46)
I2rip out =
32∑
n=1
I2n sec (47)
Large capacitance to volume ratio and low cost make aluminum
electrolytic capacitors a suitable choice for the input/output ca-
pacitor. One has to parallel sufficient number of output capac-
itors to share ripple current. Low ESR series output capacitor
is preferred to avoid excessive power dissipation. Such exces-
sive power dissipation results in significant life degrading. The
power dissipations of input/output capacitors are given by
PC in = I2rip in
RC in
nC in
(48)
PC out = I2rip out
RC out
nC out
. (49)
IV. OPTIMIZATION PROCEDURES
An optimization procedure is presented in this section. The
optimization program in this paper is developed under MAT-
LAB environment. The LLC efficiency optimization involves
nonlinear, constrained, continuous optimization problems. The
fmincon(x) function of MATLAB optimization toolbox is ap-
plied as the optimizer to solve such problems. The “active-
set” algorithm is used in the fmincon(x) function. Detailed
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Fig. 10. Flow chart of LLC efficiency optimization procedure.
optimization procedures can be found in [26]. The aim of the
optimization is to minimize the loss at a certain loading condi-
tion. The flow chart of the optimization procedure is presented
in Fig. 10. The characteristics of the power components are dis-
crete, such as the primary MOSFETs, transformer core and bob-
bin size. The continuous optimization methods cannot handle
such discrete values, so we pre-select the discrete components
at the discrete component selection stage. In the continuous
optimization stage, the discrete components and their related
parameters are fixed.
Let x denote a vector containing all the design variables, such
as switching frequency, primary turns, secondary turns, value of
Lr , Lm , and Cr , etc.
x = [fs, np , ns, Lm ,Cr , Lr , dAWG , nlayer , hfoil,
nLr , dAWG Lr , nLr layer ] (50)
The objective function Ploss(x) is the converter loss at full
load condition. The optimization problem is to minimize the
loss Ploss(x) subject to constraints set Ω, given by
min
x∈Ω
Ploss(x) (51)
where Ω is given by
Ω = {x|bxl ≤≤ x ≤≤ bxu , 0.3−ΔBm Lr ≥ 0,
0.3−ΔBm XF ≥ 0, Vout = 12}. (52)
The lower bound vector bxl and the upper bound vector bxu of
design variables give the searching range, where the expression
“x ≥≥ bxl” denotes “x− bxl” to be a vector with non-negative
entries. “0.3−ΔBm Lr ≥ 0” and “0.3−ΔBm XF ≥ 0” de-
note that the resonant inductor and the transformer do not satu-
rate (0.3 is assumed to be the ferrite flux saturation level).
TABLE III
OPTIMIZED RESULTS
TABLE IV
LOSSES PROFILE
The output voltage Vout given by (53) is required to satisfy
the equality constraint and given by
Vout =
nsMVin
2np
. (53)
This means that the output voltage should be regulated at
12 V. This equality constraint is nonlinearly related to many
design variables, such as fs , np , ns , Lr , Cr , Lm , and the op-
eration mode. The optimizer algorithm searches the optimum
result that satisfies the constraint set.
V. OPTIMIZATION AND EXPERIMENTAL RESULTS
A. Optimization Results
The optimization program aims to optimize a 400 V input
voltage, 12 V output voltage, and 25 A output current LLC reso-
nant converter. The optimized design variables and lower/upper
bounds are presented in Table III. The lower/upper bounds are
predefined. It can be seen that some of the design variables
converge to their boundaries. These boundaries are limited by
physical factors such as size. This table also indicates those
boundaries that can be improved to have even higher efficiency.
The loss distributions are also presented in Table IV. The
optimized efficiency is calculated to be 97.4%, where the calcu-
lated efficiency is (output power)/[(all losses)+(output power)].
The loss table indicates the loss distribution and facilitates the
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Fig. 11. Calculated waveforms at optimized efficiency.
Fig. 12. Prototype converter and thermal images. (a) Prototype LLC converter.
(b) Thermal image of prototype converter.
thermal design for components. The table can also direct the
choice of individual components. The calculated waveforms of
the optimized converter are presented in Fig. 11. The optimized
LLC converter operates in CCMA and the switching frequency
is only slightly higher than resonant frequency. The results are
very similar to previous research works [7], [8] that good effi-
ciency of LLC converter occurs at resonant frequency.
B. Experimental Results
A prototype LLC converter is built as shown in Fig. 12(a). The
converter is designed to be naturally cooled. The circuit parame-
ters are listed in Table V. The synchronous rectifier modules are
TABLE V
COMPONENT LIST
Fig. 13. Experimental waveform of prototype converter.
placed vertically with the heat sinks in the original design. How-
ever, it is placed horizontally and the heat sinks are removed in
order to take thermal inferred images. The thermal infrared im-
age of the prototype converter operating at full load 12 V 25 A
(for 2 h) is also shown in Fig. 12(b). The ambient temperature is
25 ◦C and there is no air flow. The prototype LLC converter op-
erates at CCMA during full-load conditions, shown in Fig. 13.
The Ch1 of Fig. 13 is the drain-source voltage of primary low
side MOSFET. Ch2 and Ch3 are the drain-source voltages of
secondary SRs. Ch4 is the resonant inductor current. The mea-
sured efficiency is 97.07% at full load where the efficiency is
calculated by [(output voltage)*(output current)]/[(input volt-
age)*(input current)]. The average input voltage, input current,
and output voltage are measured by the DC voltage meters. The
average output current is measured by the DC current meter of
the electronic load. The efficiency curve of prototype converter
is shown in Fig. 14. The 50%-load-efficiency is higher than
97% and 20%-load-efficiency is higher than 96%. The calcu-
lated full-load loss is 7.99 W and the experimental full-load loss
is (input power)-(output power), which is 9.05 W. The error of
loss calculation is 11.8%, which is calculated by [(experimental
loss)-(calculated loss)]/(experimental loss).
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Fig. 14. Measured efficiency of prototype converter.
VI. CONCLUSION
In this research work a systematic optimization procedure is
proposed to optimize the LLC converter full-load efficiency. A
mode solver technique is proposed to handle the LLC converter
steady-state solutions. The mode solver utilizes numerical non-
linear programming techniques to solve LLC state equations
and determine the operation mode. Loss models are provided
to calculate the total component losses using the current and
voltage information derived from the mode solver. The calcu-
lated efficiency serves as the objective function to optimize the
converter efficiency. A prototype 300-W 400-V to 12-V LLC
converter is built using the optimization results. The details
of design variables, boundaries, equality/inequality constraints,
and loss distributions are given. A measured full-load efficiency
of 97.07% is achieved compared to the calculated 97.4% effi-
ciency. The proposed optimization procedure is an effective way
to design high-efficiency LLC converters.
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